In many literature, various topologies with reduced switch count are proposed. With the use of these 3 topologies it requires a less number of semiconductor switches to produce a desired set of voltage. This in turn reduces 4 the size and cost of the inverter. This paper proposes a new reduced switch count topology named "Fifteen Switch 5 Inverter (FSI)" and is experimentally verified. The FSI has five switches in one leg and have three legs for three phases. 6 This is capable of controlling four three phase ac loads. In this proposed inverter topology, fifteen switches are used 7 against the twenty four switches in conventional two level inverter to control four ac loads. The proposed control is 8 implemented using modified sinusoidal and space vector pulse width modulation techniques. A comparative performance 9 of FSI with conventional SPWM and SVPWM are presented in linear operating region. The structure and the principle 10 of operation of the proposed inverter are introduced and verified using simulation. The inverter prototype was built and 11 the proposed inverter has been verified experimentally using digital signal controller. The experimental results verify the 12 applicability of the proposed inverter and the employed pulse generation technique. 13 Key words: Common frequency mode, Fifteen switch inverter, Sinusoidal pulse width modulation, Space vector pulse 14 width modulation 15 1. Introduction 16 The main area in today's research in the field of power electronics is to have converter which has less cost, 17 minimum components, with high reliability and efficiency. Many topologies had been proposed for motor drive 18 application for component minimization [1-6] , such as two level and three-level indirect matrix converters [7-10] 19 in which the bulky electrolytic dc-link capacitors is eliminated with the added advantage of increased life time 20 of converter and reduction in system size. Further advancement in area of reduced semiconductor topology is 21 B4 inverter [11] and five-leg inverter [12-20]. The B4 inverter reconfigures the third phase to the middle point 22 of split dc link capacitor. Whereas five leg inverter is designed to run two three-phase motors independently 23
Carrier based PWM method
The basic operation principle involved in generation of gating signal is that, the pulses generated should be 2 able to turn ON only four semiconductor switches in a leg out of five at any instant of time. To satisfy this 3 criterion a gating circuit to generate the pulses for fifteen switch inverter is proposed as shown in Figure 2 . 4 There are four reference signals as indicated in (1) The switching vectors of carrier-based PWM method are shown in Figure 3 . By combining these switching 13 vectors creates a specific sequence. This sequence is used to design SVM method. In one switching cycle it 14 consists 24 vectors : {two active vector for load 2 (VR2)-zero (VZ)-two active vector for load 1 (VR1 )-zero 15 (VZ )-two active vector for load 1 (VR1)-zero(VZ )-two active vector for load 2 (VR2)-zero (VZ ) -16 two active vector for load 3 (VR3)-zero (VZ )-two active vector for load 4 (VR4 )-zero (VZ)-two active vector for load 4 (VR4)-zero (VZ)-two active vector for load 3 (VR3)-zero (VZ)}. DC bus short circuit and also importantly floating of the connected loads, five states by each leg is permitted 5 as indicated in Table 1 . Table 1 . Semiconductor ON-OFF position of leg 1 
where
where f 1 , f 2 , f 3 and f 4 are the frequencies, and ∅ 1 , ∅ 2 , ∅ 3 and ∅ 4 are the phases. For analysis of FSI with SPWM modulation technique, the gating signal for fifteen switches is generated by 5 method as shown in Figure 2 . The modulating references per phase are assigned the same frequency but ensuring
with no crossover intersection.
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A limited amount of phase shift can be introduced between the modulating reference waveform such that 8 the total sum should not exceed the peak to peak vertical band of the carrier signal. Therefore, for a given 9 phase shift; there is a limit on the maximum amplitude sum that can be divided among the two references and in Figure 9 . It can be clearly observed that output voltage has the desired frequency. The peak value of phase 20 voltage of two level inverter is given by Figure 10 . With the same parameters as indicated in Table 2 1 the experimentation is performed with SVPWM modulation technique. The experimental line voltages, phase 2 voltages and R phase current with their THD analysis of R phase are shown in Figure 11 .With the applied dc to all four shared inverter at desired frequency and voltage. The application of fifteen switch inverter can be in 17 the industries like paper, textile etc. or in the area of robotics with multi joint robots and also in the Electric 18 vehicle.
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